How to Install Vivado & Create Your First FPGA Project | 100 Days of FPGA

Xilinx Vivado VHDL Tutorial: Learn, Simulate, and Synthesize All Basic Gates for FPGA Design

Vivado IP generator tricks: Generating IP, saving to version control, and generating example code!

Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained

Lab 3 Part 2: Finite State Machines: Implementation

Verilog Synthesis Using Vivado